2024-03-03 19:04:23 +00:00
|
|
|
#define F_CPU 8000000UL
|
|
|
|
#include <util/delay.h>
|
|
|
|
#include <avr/io.h>
|
2024-03-05 17:19:42 +00:00
|
|
|
#include <avr/interrupt.h>
|
2024-03-03 19:04:23 +00:00
|
|
|
|
|
|
|
#define PATTERN_COUNT 4
|
2024-03-06 11:28:34 +00:00
|
|
|
#define attiny45
|
2024-03-03 19:04:23 +00:00
|
|
|
typedef struct
|
|
|
|
{
|
|
|
|
unsigned char r;
|
|
|
|
unsigned char g;
|
|
|
|
unsigned char b;
|
|
|
|
int time_hold;
|
|
|
|
}rgbval;
|
2024-03-05 17:19:42 +00:00
|
|
|
volatile uint16_t ms;
|
|
|
|
volatile int counts;
|
|
|
|
|
|
|
|
|
|
|
|
|
2024-03-06 11:28:34 +00:00
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
void count(void)
|
|
|
|
{
|
|
|
|
//counts=0;//0..65535
|
|
|
|
counts++;
|
|
|
|
if(counts>=31)
|
|
|
|
{
|
|
|
|
counts=0;
|
|
|
|
if(ms<60000)//1 minute
|
|
|
|
{
|
|
|
|
ms++;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
ms=0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
2024-03-06 11:28:34 +00:00
|
|
|
ISR(TIMER0_OVF_vect)
|
|
|
|
{
|
|
|
|
count();
|
|
|
|
}
|
2024-03-05 17:19:42 +00:00
|
|
|
|
|
|
|
|
2024-03-03 19:04:23 +00:00
|
|
|
|
|
|
|
int main (void) { // (2)
|
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
rgbval pattern[6][PATTERN_COUNT]={ {{0,0,0,10}, {0,0,0,10}, {0,0,0,10}, {0,0,0,10}},
|
|
|
|
{{1,1,1,10}, {1,1,153,20}, {200,50,39,10}, {204,255,153,20}},
|
|
|
|
{{1,1,1,10}, {10,255,0,10}, {1,1,255,20}, {1,200,1,20}},
|
|
|
|
{{1,1,5,10}, {1,1,255,10}, {1,1,5,10}, {1,1,255,10}},
|
|
|
|
{{252,102,3,10}, {161,67,47,10}, {118,120,74,10}, {83,120,74,20}},
|
|
|
|
{{87,119,122,10}, {95,87,122,10}, {52, 69, 56,10}, {83, 84, 72,10}}};
|
2024-03-03 19:04:23 +00:00
|
|
|
//rgbval *pattern=pattern1[0];
|
|
|
|
int i=0,i2=0,i3;
|
|
|
|
int r,g,b = 0;
|
|
|
|
int set=0;
|
|
|
|
int input=0;
|
2024-03-05 17:19:42 +00:00
|
|
|
uint16_t pre_delay=0;
|
|
|
|
ms =0;
|
|
|
|
counts = 0;
|
|
|
|
|
|
|
|
//disable prescaler
|
|
|
|
CLKPR = (1<<CLKPR);
|
|
|
|
CLKPR = 0x00;
|
2024-03-03 19:04:23 +00:00
|
|
|
//#######OC0A auf ausgang
|
|
|
|
DDRB = (1 << PB0 )|(1<<PB1)|(1<<PB4);
|
2024-03-05 17:19:42 +00:00
|
|
|
cli();
|
2024-03-05 11:28:11 +00:00
|
|
|
//#######Timer0-setup##### |Phase correct pwm
|
2024-03-06 11:28:34 +00:00
|
|
|
TCCR0A = (1<<COM0A1)|(1<<COM0B1)|(1<<WGM00)|(1<<WGM01); //mode fast pwm (1/Fcpu)*prescaler*(max+1) =
|
2024-03-05 17:19:42 +00:00
|
|
|
TCCR0B = (1<<CS00)|(1<<CS00); //frequency /256 = 31250Hz , 1 t0 period = 8.192ms 1 increment = 0.032ms strangly prescaler of 1 results in expected results as prescaler was 256
|
|
|
|
|
2024-03-04 21:20:45 +00:00
|
|
|
// PLLCSR |= (1 << PLLE) | (1 << PCKE);
|
2024-03-03 19:04:23 +00:00
|
|
|
//######Timer1-setup
|
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
TCCR1 = (1<<COM1A0)|(1<<COM1A1)|(1<<CTC1)|(1<<CS12)|(1<<CS10);//|(1<<CS11)|(1<<CS13); //frequencyi //iinverting PWM because 0 dtc not possible
|
2024-03-05 11:28:11 +00:00
|
|
|
GTCCR = (1<<PWM1B)|(1<<COM1B0); //mode + overrun clear, Set on compare match
|
2024-03-03 19:04:23 +00:00
|
|
|
OCR1C = 255; // clear timer at 255
|
|
|
|
//######PWM_VALUE$
|
|
|
|
//timer 0
|
2024-03-05 11:28:11 +00:00
|
|
|
OCR0A = 1;
|
2024-03-03 19:04:23 +00:00
|
|
|
OCR0B = 1;
|
|
|
|
//timer 1
|
|
|
|
OCR1B = 1;
|
|
|
|
//######Configure Pullups
|
|
|
|
PORTB |= (1<<PB2);
|
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
//enable global interrupts
|
|
|
|
//Interupts
|
|
|
|
TIMSK |= (1<<TOIE0);//interrupt on overflow = one timer cycle
|
|
|
|
TIFR |= (1<<TOV0);
|
|
|
|
TCNT0 = 0;
|
|
|
|
sei();
|
2024-03-03 19:04:23 +00:00
|
|
|
while(1)
|
|
|
|
{
|
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
for(i=1;i<PATTERN_COUNT;i++)
|
2024-03-03 19:04:23 +00:00
|
|
|
{
|
|
|
|
r = pattern[i2][i].r;
|
|
|
|
g = pattern[i2][i].g;
|
|
|
|
b = pattern[i2][i].b;
|
|
|
|
if(i==(PATTERN_COUNT-1)) {i= -1;}
|
2024-03-05 17:19:42 +00:00
|
|
|
//reset timer counter
|
2024-03-03 19:04:23 +00:00
|
|
|
while(1)
|
|
|
|
{
|
2024-03-05 17:19:42 +00:00
|
|
|
//input handling
|
2024-03-03 19:04:23 +00:00
|
|
|
input=PINB;
|
|
|
|
if(((input & (1<<PB2)) == 0 && set==0))
|
|
|
|
{
|
2024-03-04 21:20:45 +00:00
|
|
|
set=1;
|
|
|
|
i=0;
|
|
|
|
i2++;
|
|
|
|
if(i2==6)
|
|
|
|
{
|
|
|
|
i2=0;
|
|
|
|
}
|
|
|
|
//cycle through and stop pwm at value 0
|
2024-03-05 08:25:08 +00:00
|
|
|
|
2024-03-04 21:20:45 +00:00
|
|
|
//Visual feedback "mode change"
|
2024-03-05 08:25:08 +00:00
|
|
|
for(i3=0;i3<i2;i3++)
|
|
|
|
{
|
|
|
|
OCR0A=1;OCR0B=1;OCR1B=1;
|
|
|
|
_delay_ms(30);
|
|
|
|
OCR0A=255;OCR0B=255;OCR1B=255;
|
|
|
|
_delay_ms(30);
|
2024-03-04 21:20:45 +00:00
|
|
|
}
|
2024-03-03 19:04:23 +00:00
|
|
|
}
|
2024-03-05 08:25:08 +00:00
|
|
|
else if(((input & (1<<PB2)) != 0))
|
2024-03-03 19:04:23 +00:00
|
|
|
{
|
2024-03-05 08:25:08 +00:00
|
|
|
set=0;
|
2024-03-03 19:04:23 +00:00
|
|
|
|
2024-03-05 17:19:42 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
//Pattern handling
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
if(r < pattern[i2][i+1].r) {r++;}
|
|
|
|
if(r > pattern[i2][i+1].r) {r--;}
|
|
|
|
if(g < pattern[i2][i+1].g) {g++;}
|
|
|
|
if(g > pattern[i2][i+1].g) {g--;}
|
|
|
|
if(b < pattern[i2][i+1].b) {b++;}
|
|
|
|
if(b > pattern[i2][i+1].b) {b--;}
|
|
|
|
|
|
|
|
OCR0A = g;//green
|
|
|
|
OCR0B = r;//red
|
|
|
|
OCR1B = b;//blue
|
|
|
|
// :wq
|
|
|
|
// _delay_ms(10);
|
|
|
|
pre_delay = ms;
|
|
|
|
// :wq
|
|
|
|
while((ms-pre_delay) < pattern[i2][i+1].time_hold){};
|
2024-03-04 21:20:45 +00:00
|
|
|
if(r == pattern[i2][i+1].r && g == pattern[i2][i+1].g && b == pattern[i2][i+1].b) break;
|
2024-03-03 19:04:23 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
2024-03-05 17:19:42 +00:00
|
|
|
|